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TiO2 thin film has been prepared on n-type Si wafer to fabricate an Au/TiO2/n-Si (MIS) diode by RF magnetron sputtering technique. The current-voltage (I-V) and capacitance-voltage (C-V) measurements of the diode have been performed over a 
wide range of temperatures (240-400 K) and frequencies (10 kHz-1 MHz), respectively. From I-V measurements, an abnormal 
increase in the barrier height (Φb) and a decrease in the ideality factor (n) with increasing temperature have been observed. This temperature dependence has been attributed to the barrier in homogeneities by assuming a Gaussian distribution (GD) of barrier 
heights at metal/semiconductor (M/S) interface. Both the conventional and modified Richardson plot show linearity. The 
activation energy (Ea), Richardson constant (A*) and Φb value have been calculated from the slope and intercept of the linear region. The obtained Richardson constant value of 113.82 A. cm-2. K-2 is in close agreement with the known value of 112 A.cm-2. K-2 
for n-Si. The interface state density (Nss) and series resistance (Rs) of the diode has been obtained from the I-V measurements. In addition, the Φb value was determined from C-2-V characteristics. The obtained results indicate that the MIS diode with TiO2 interfacial insulator layer can be used in many device applications. 
Keywords: MIS diode, TiO2 thin film, Ideality factor, Barrier height, Interface states, Series resistance 
1 Introduction 
The direct contact between a metal and a 
semiconductor forms a metal-semiconductor (MS) 
Schottky diode. However, the interfacial insulator layer 
such as TiO2, SnO2 and SiO2 between metal and 
semiconductor converts the MS diode into metal-
insulator-semiconductor (MIS)-type Schottky diode. 
The MIS Schottky diodes due to the presence of the 
insulator layer have advantages such as lower leakage 
current and higher rectification ratio. Also, the 
performance of Schottky diodes depends on several 
parameters such as temperature, homogeneity of the 
insulator layer, interface states (Nss), and series 
resistance (Rs). These parameters have a strong influence 
on the electrical characteristics of Schottky diodes1-3. 
The current-voltage (I-V) characteristics measured 
only at room temperature do not give detailed 
information about the current conduction mechanism. 
Therefore, to better understand current-transport 
mechanism and barrier formation between metal and 
semiconductor, the I-V characteristics of Schottky diodes 
should be measured over a wide temperature range. To 
analyze the I-V characteristics of MS and MIS diodes, 
the most common approach is pure thermionic emission 
of carriers over the barrier. Generally, the thermionic 
emission (TE) mechanism is used to extract the main 
diode parameters. Analysis of the I-V characteristics 
based on TE theory usually reveals an abnormal 
decrease in the barrier height and an increase in the 
ideality factor with decreasing temperature. The 
abnormal behavior is attributed to Schottky barrier 
inhomogeneities4-10. 
 Titanium dioxide (TiO2) has significant properties 
such as high chemical stability, high photocatalytic 
activity, low toxicity, high refractive index and easy 
availability. TiO2 has been used in many applications 
such as gas sensors, photocatalysts, thin film capacitor, 
dye-sensitized solar cells and photovoltaic devices. To 
prepare TiO2 thin film various methods have been 
developed such as sol-gel, pulsed laser deposition, drop-
casting, electrochemical etching, metal organic chemical 
vapor deposition and magnetron sputtering11-15. TiO2 
contains three main crystalline phases such as anatase, 
rutile and brookite. The anatase and rutile phases are 
tetragonal structure, and they can synthesize in the thin 
film form. The anatase structure is obtained at low 
temperatures of around 350 °C. The TiO2 in the form of 
anatase phase is the most preferred for 
photoelectrochemical applications. The rutile phase is 
also present at temperatures between 400 and 800 °C. At 
higher temperatures, only the rutile structure is present16-20.’ 
The purpose of this study is to investigate the effect 
of temperature on electrical characteristics of the 
prepared Au/TiO2/n-Si (MIS) diode. The MIS diode ————— *Corresponding author (E-mail: ademta71@gmail.com) 
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parameters have been extracted from the current-voltage 
(I-V) and capacitance-voltage (C-V) characteristics. 
 
2 Experimental Details 
The Au/TiO2/n-Si (MIS) structure was fabricated 
on phosphorus doped (n-type) single crystal Si 
substrate with a 2'' diameter, 280 µm thickness, (111) 
orientation, and 4.45 Ω.cm, resistivity. Before the 
fabrication process, the substrate was chemically 
cleaned using the conventional method and then 
chemically etched and finally quenched in de-ionized 
water (resistivity of 18 MΩ.cm). After the cleaning 
and etching process, the substrate was mounted on a 
stainless steel sputtering holder that was heated 
optically and loaded into a radio frequency (RF) 
magnetron sputtering system. When the vacuum has 
reached 10-8 mbar, the Si substrate was heated up to 
200 °C and sputter cleaned in pure argon ambient to 
ensure the removal of any residual organics. After the 
substrate preparation, the Si substrate was transferred 
into the deposition chamber to deposit TiO2 film from 
high purity (99.999%) Ti target, under specific Ar+O2 
reactive gas mixture (Ar/O2=90/10 sccm) controlled 
by mass flow controllers. During the TiO2 film 
deposition, the substrate temperature and the pressure 
were set to 200 °C and 3×10-2 mbar, respectively.  
For the electrical characterization, firstly the ohmic 
back contacts were formed by deposition of high 
purity Au (99.999%) with a thickness of ∼2000 Å at 
400 °C, under 10-7 mbar vacuum. Then, sample was 
annealed at 375 °C for 7 min to achieve good ohmic 
contact behavior. Finally, dot shaped rectifier front 
contacts with 2 mm diameter and ∼2000 Å thickness 
were formed by deposition of high purity Au 
(99.999%) at 50 °C. The interfacial insulator layer 
thickness was estimated to be about 45 Å from the 
insulator capacitance in the strong accumulation. 
The I-V measurements of Au/TiO2/n-Si (MIS) diode 
were performed by the use of a Keithley 2400 source-
meter in the temperature range of 240-400 K using a 
temperature-controlled Janes vpf-475 cryostat. The 
diode temperature was controlled using of a Lakeshore-
321 auto-tuning temperature controller with sensitivity 
better than ±0.1 K. The capacitance-voltage (C-V) 
measurements were carried out by using an HP 4192A 
LF impedance analyzer in the frequency range of 10 
kHz-1 MHz and at room temperature.  
 
3 Results and Discussion 
3.1 Current-voltage characteristics 
The current-voltage (I-V) characteristics are 
analyzed on the basis of conventional thermionic 
emission (TE) theory. According to TE theory, the 
current through a Schottky barrier diode with series 
resistance at forward bias V, for V > 3kT/q, is given 
by the following relation1-3: 
 
o
( )sexp 1q V IRI I
nkT
         
 … (1) 
 
where V is the applied bias voltage, Rs is the series 
resistance, n is the ideality factor, k is the Boltzmann 
constant and T is the temperature. I0 is the reverse 
saturation current derived from the straight line 
intercept of ln (I) at V=0 and is given by: 
 
2
o exp bqI A A T kT
       … (2) 
 
where A is the diode area (3.14×10-2 cm2), A* is the 
effective Richardson constant (equal to 112 A/cm2K2 
for n-Si) and Φb is the zero-bias barrier height. TE 
theory is used to determine the barrier height. The Φb 
value is obtained from Eq. (2). The n value can be 
extracted from the slope of the linear region of ln (I) 
versus V plot and is given by: 
 
(ln )
q dVn
kT d I
      … (3) 
 
Figure 1 shows the semi-logarithmic forward and 
reverse bias I-V plots of the Au/TiO2/n-Si (MIS) diode 
  
Fig. 1 — The semi-logarithmic forward and reverse I-V plots of 
the MIS diode in the temperature range of 240-400 K. 
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in the temperature range of 240-400 K. As seen in 
Fig. 1, the MIS diode exhibits a good rectifying 
behaviour. The reverse current increases with 
increasing temperature as predicted by the TE theory. 
But, the forward current does not change significantly 
with temperature. The increase can be attributed to the 
drift velocity of heat-generated electrons and holes in 
TiO2. Furthermore, the I-V curves show a deviation 
from linearity due to the series resistance and 
interface states21-26. 
The values of ideality factor (n) and reverse 
saturation current (I0) obtained from the slope and 
intercept of the forward-bias ln (I)-V curves, and 
barrier height (Φb) values calculated from the I0 
values are given in Table 1. As seen in Table 1, the 
ideality factor decreases while the barrier height 
increases with increasing temperature. Indeed, the 
barrier height should decrease as the temperature 
increases for homogeneous Schottky barrier. This 
abnormal behaviour can be explained by assuming a 
Gaussian distribution of Schottky barrier heights due 
to barrier inhomogeneities7,10,21-26. Also, the obtained 
values of the ideality factor are greater than ideal 
value of 1. The high value of n is attributed to the 
presence of a wide distribution of low-Schottky 
barrier height patches or barrier inhomogeneous. 
Additionally, the barrier height and series 
resistance of the MIS diode can be extracted by using 
a method developed by Norde27. According to this 
method, Norde’s function, F(V), is plotted against 
voltage (V) and is expressed as27,28: 
 
2
( ) ln *γ
V kT IF V
q AA T
      
 … (4) 
 
where γ is an integer greater than ideality factor. The 
barrier height is given by: 
 
min
b min( ) γ
V kTF V
q
     … (5) 
where F(Vmin) is the minimum value of F(V) and Vmin 
is the corresponding voltage. The series resistance is 
given by: 
 
min
(γ )
s
kT nR
qI
  … (6) 
 
where Imin is the current in the diode corresponding to 
voltage Vmin.  
 Figure 2 shows plots of the Norde’s function F(V) 
versus V of the MIS diode as a function of forward 
applied voltage. As seen in Fig. 3, these plots give a 
minimum point at each temperature. As seen in  
Table 1, the barrier height value increases with 
increasing temperature. The obtained Φb values are in 
good agreement with the values obtained from the 
forward-bias lnI-V plots. As seen in Table 1, the 
decrease of Rs value with increasing temperature is 
attributed to the recombination of carriers with 
increasing temperature and freeze-out effects at low 
temperature29. 
 
Alternatively, to obtain the barrier height in another 
way, the conventional Richardson plot [ln(Io/T2) versus 
q/kT] is drawn. Equation (2) can be rewritten as: 
 
Table 1 — Electrical parameters determined from forward-bias lnI-V plots and Norde’s function of the MIS diode. 
Temperature (K) I0 (I-V) (A) n (I-V) Φb(I-V) (eV) Φb (Norde) (eV) Rs (Norde) (Ω) 
240 4.77×10-7 5.31 0.55 0.55 91.30 
280 3.37×10-6 4.34 0.61 0.62 64.64 
300 8.04×10-6 3.82 0.63 0.65 58.19 
320 1.54×10-5 3.24 0.66 0.69 44.62 
340 2.89×10-5 2.72 0.69 0.71 41.35 
360 5.58×10-5 2.32 0.71 0.73 38.33 
380 1.06×10-4 2.02 0.73 0.75 36.67 
400 2.02×10-4 1.75 0.75 0.79 34.79 
  
Fig. 2 — Plots of F(V) versus V of the MIS diode. 
TANRIKULU et al.: ELECTRICAL CHARACTERIZATION OF MIS DIODE 
 
 
145
0 b
2ln ln( )I qA AT kT
       … (7) 
 
Richardson plot of the MIS diode is given in Fig. 4. 
As seen in Fig. 3, the plot gives a straight line in the 
temperature range of 240-400 K. The activation 
energy (Ea) obtained from slope of this straight line 
was found to be 0.255 eV. The Richardson constant 
(A*) obtained from intercept at the ordinate of this plot 
was found to be 5.44×10-5 A.cm-2.K-2. This value is 
much lower than the known theoretically value of 112 
A.cm-2.K-2 for n type Si. This difference is attributed 
to the spatially inhomogeneous barrier heights and 
potential fluctuations at the contact interface6,21,22,30-33. 
The abnormal deviation from ideal TE can be 
explained by assuming a Gaussian distribution (GD) 
of barrier height (BH). The barrier height with a mean 
barrier height ( bΦ ) and standard deviation (σs) is given 
by30-33: 
 
2
b b
σ
2
Sq
kT
    … (8) 
 
To obtain an evidence of a GD of the BHs, Φb 
versus q/2kT plot was drawn and given in Fig. 4. As 
seen in Fig. 4, this plot gives a straight line. The mean 
barrier height and standard deviation are determined 
from the y-axis intercept and slope of the Φb versus 
q/2kT plot. The value of bΦ  and σs was found to be 1.040 eV and 0.144 eV, respectively. The standard 
deviation is a measure of the homogeneity of the 
Schottky barrier. The obtained lower σs value 
indicates the presence of barrier inhomogeneities at 
the interface.  
The conventional Richardson plot based on the 
thermionic emission deviates from linearity at low 
temperatures due to the barrier inhomogeneity. 
Therefore, the modified Richardson plot [ln(Io/T2)-
q2σ02/2k2T2 versus 1000/T] is expressed by the 
following relation: 
 
2 2
0 0 b
2 2 2
σln ln( )2
I q qA A
T k T kT
             … (9) 
 
The modified Richardson plot should be a straight 
line with the slope and the intercept at the ordinate 
directly yielding the zero-bias mean barrier height  
( bΦ ) and Richardson constant (A*). Figure 5 shows 
modified Richardson plot of the MIS diode. As seen 
in Fig. 5, this plot gives a good linearity over the 
whole temperature range. The value of bΦ  and A* is 
found to be 1.039 eV and 113.82 A.cm-2.K-2, 
respectively. The obtained Richardson constant value 
is close to the theoretical value of 112 A.cm-2.K-2 for 
n-Si. 
The interface state density (Nss) of the MIS diode 
can be obtained from the following equation1,34: 
  
Fig. 3 — Richardson plot of the MIS diode. 
  
Fig. 4 — Barrier height (Φb) versus q/2kT plot of the MIS diode.  
  
Fig. 5 — Modified Richardson plot of the MIS diode. 
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

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δ1)( ss
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s
i
VqN
W
Vn  … (10) 
 
where  is the thickness of interfacial insulator layer, 
Wd is the space charge region width, εi and εs are the 
dielectric constant of the interfacial layer and the 
semiconductor, respectively. In n-type semiconductors, 
the energy of the interface states (Ess) with respect to 
the bottom of conduction band is given by:  
 
c ss e( )E E q V     … (11) 
 where Φe is the effective barrier height related to the 
applied voltage and the ideality factor. The Φe is 
given by the following equation: 
 
e B0 B0
1β( ) 1 ( )V V
n
          … (12) 
 where β is the voltage coefficient of Φe.  
Figure 6 shows the plots of Nss as a function of (Ec-
Ess) at various temperatures for the MIS diode. As 
seen in Fig. 6, the Nss value decreases with increasing 
Ec-Ess value for all temperatures. Also, the Nss is 
changed with temperature. This suggests that the 
temperature rearrange the interfacial states of the 
diode. In addition, it is observed that the Nss has 
exponential growth from the mid gap of Si toward to 
the bottom of the conduction band33,34. 
 
3.2 Capacitance-voltage characteristics 
Figure 7 shows the plots of capacitance-voltage  
(C-V) at various frequencies and room temperature. 
As seen in Fig. 7, the capacitance changes with 
applied voltage and frequency. The capacitance value 
decreases with increasing frequency in forward bias, 
but it remains almost constant in reverse bias. The 
frequency dependence of capacitance may be 
explained by the presence of interface states in the 
interface of the MIS diode. In addition, the 
capacitance depends on the ability of the charge 
carriers to follow the applied alternating current 
signal. As the frequency is increased, the capacitance 
is decreased to the same limit, as the charges on the 
defects no longer have time to rearrange in response 
to the applied voltage2,35-41. Therefore, the capacitance 
has high value at low frequencies while it has low 
value at high frequencies. Moreover, the C-V curves 
give a peak. The presence of this peak may be due to 
the series resistance, carriers trapped at band-tail 
states and change in interface states. 
In MIS structures, the depletion layer capacitance 
is given as follows2,42-47: 
2 0
2
0 D
2( )
ε εS
V VC
qA N
   or 
2
2
S 0 D
( ) 2
ε ε
d C
dV qA N


 
… (13) 
 
where V0 is the built-in potential which is determined 
from the extrapolation of the linear C-2-V plot to the V 
axis, εs is the dielectric constant of the semiconductor, 
ND is the donor concentration. The diffusion potential 
(VD) at zero bias is given by: 
 
q
kTVV  0D  
… (14) 
 
The barrier height (Φb) is calculated by the 
following equation: 
 
C
b D F b D b
D
( ) ln NkTC V V E V
q N
              
 
 … (15) 
  
Fig. 6 — Plots of Nss versus Ec-Ess of the MIS diode at various temperatures. 
 
  
Fig. 7 — Plots of capacitance as a function of voltage at various
frequencies. 
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where EF is the energy difference between the bulk 
Fermi level and conduction band edge, and ΔΦB is the 
image force barrier lowering. The depletion layer 
width (WD) is given by the following equation:  
 
D
D0s
D
εε2
qN
VW   … (16) 
 
Figure 8 shows the C-2-V characteristics of the MIS 
diode at various frequencies. As seen in Fig. 8, the C-2-V 
curves are linearly changed with reverse voltage. The 
electrical parameters determined from the C-2-V 
characteristics are given in Table 2. As seen in Table 2, 
the barrier height values are varied from 0.274 to 0.989 
eV. It is found that the barrier height obtained from C-V 
measurements at 1 MHz is bigger than those obtained 
from the I-V measurements at 300 K. The barrier height 
values obtained from two methods are not always the 
same. The C-V method averages over the whole area and 
measures Schottky barrier diode. The barrier height 
obtained from the I-V method includes any barrier 
lowering effect due to the interfacial insulator layer or 
the interface states and yields an effective barrier 
height31,48,49. 
 
4 Conclusions 
The electrical characteristics of Au/TiO2/n-Si (MIS) 
diode prepared by magnetron sputtering technique were 
studied in detail. The MIS diode demonstrated a good 
rectifying behaviour. The main electrical parameters of 
the MIS diode were calculated from the I-V and C-V 
measurements. The temperature dependence of the 
ideality factor and the barrier height has been attributed 
to the barrier height inhomogeneities. The series 
resistance and interface state density values have 
obtained from Norde and I-V method, respectively. The 
barrier heights values obtained from the I-V and C-V 
method have been compared and found to be different. 
This difference has been attributed to the barrier 
inhomogeneity, the interface states and interfacial 
insulator layer. As result, the temperature-dependent 
electrical characteristics can be explained on the basis of 
thermionic emission mechanism with Gaussian 
distribution of the Schottky barrier heights. 
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